Abstract-This letter demonstrates RF microelectromechanical systems (MEMS) fractal capacitors possessing the highest reported self-resonant frequencies (SRFs) in PolyMUMPS to date. Explicitly, measurement results show SRFs beyond 20 GHz. Furthermore, quality factors higher than 4 throughout a band of 1-15 GHz and reaching as high as 28 were achieved. Additional benefits that are readily attainable from implementing fractal capacitors in MEMS are discussed, including suppressing residual stress warping, eliminating the need for etching holes, and reducing parasitics. The latter benefits were acquired without any fabrication intervention.
I. INTRODUCTION
The parallel-plate-type capacitor (PPC) is ubiquitously used in integrated circuits and does provide high capacitance densities in general. Nonetheless, capacitors still consume a significant area in most chip designs, and enhancing their densities even further is desirable. In microelectromechanical systems (MEMS), the capacitance of PPCs is even lower since the sacrificial layer is usually etched away to allow other components to move, and air remains as the dielectric. Furthermore, MEMS PPCs suffer from other problems, including plate warping due to residual stresses [1] , [2] .
Fractal capacitors, introduced initially in CMOS [3] , are a potential solution for increasing capacitance density; they do not only rely on the typical vertical capacitance present between two different layers but also benefit from horizontal capacitances given the continuous and fast downscaling of lateral dimensions in processes. A crude MEMS fractal zipping capacitor/varactor was reported in [4] , and some theoretical analysis on fractal capacitors followed in [5] .
We calculate the maximum ideal capacitance between two adjacent metals simply using C = εlt/d min , where ε is the dielectric permittivity, l is the metal length, t is the metal thickness, and d min is the minimum allowable distance separating the metals as stipulated by the design rules. Ignoring ε, t, and d min is usually process specific, unlike l which can be chosen to be any desired length. Hence, it is desirable to choose a process or layers within a process with the highest possible t/d min ratio. In CMOS and MEMS, the t/d min ratio, which we name here as the fractal ratio (F R), is typically "two." In MEMS, however, it is possible to tailor a process to obtain a high F R. As an example, the F R in MetalMUMPS [6] can reach up to ten, which is a compelling reason to design fractal capacitors in MEMS. In this letter, we present fractal capacitors in MEMS and show the many benefits that the fractal geometry bestows upon MEMS capacitors processwise. Fractal capacitors in CMOS were introduced chiefly to enhance the capacitance density. In MEMS, however, they offer several additional advantages from a very different viewpoint, as will be shown.
II. CHOSEN FRACTAL GEOMETRY
We restrict the analysis in this letter to fractal capacitors created in a single layer. With that in mind, a variety of shapes exists, and a challenge arises in choosing an optimum geometry with respect to, for example, maximizing periphery, being process and design rule friendly (sharp angles might not develop/etch well, for example, at very small dimensions, and donut/circular shapes may not be allowed in some processes), and ease of routing and connection to measurement pads. Given the aforementioned factors, the fractal shape eventually chosen was Moore's [7] , as shown in Fig. 1(a) , where the first iteration all through the fifth are shown. A desirable feature in Moore's fractal is that it contains right angles only, which is compatible with all CMOS and MEMS processes. Fig. 1(b) shows the fifth-order Moore fractal in black (signal) and a complementary shape in gray (ground) while keeping a specific separation between both (i.e., d min ). If no separation existed, both terminals add up to a simple plate. Fig. 2(a)-(c) shows the third-, fourth-, and fifth-order fabricated capacitors in PolyMUMPS [6] , respectively. In the following, we explain the benefits that are attained from using fractal capacitors in MEMS and simultaneously justify the rationale behind choosing Moore's fractal.
A. Effective Area Utilization and Symmetry
It is evident from Fig. 2 how very little area is not utilized in this geometry. The efficiency of area utilization here can be further confirmed by comparing it to the Koch Island geometry previously used [3] . Note also how the measurement pads are connected to the capacitor efficiently with minimum wasted area using the single metal layer available. Moreover, most of the other fractal shapes will not enable similar effective area utilization or will require another metal layer to connect the capacitor terminals to measurement pads, including the snowflake, Sierpinski, or Menger fractals [7] .
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B. Suppressing Residual Stress
PPCs in MEMS suffer from warping due to residual stresses, particularly for large plates [8] . The fractal concept suppresses this effect considerably. This is clearly shown in Fig. 2 , where no light fringes (shadows) exist, and is further confirmed by the optical profiler image shown in Fig. 3(a) . For comparison purposes, a PPC was created on the same wafer with the same size and suffered a warping distance of 4.3 μm, as shown in Fig. 3(b) .
C. Eliminating the Need for Etching Holes
Depending on the basic fractal geometrical shape that creates the overall fractal structure, the fractal concept can eliminate the need for etching holes. Since a separation between the terminals already exists, it serves the purpose of etching holes effectively and simultaneously shortens the etching time significantly. Requiring etching holes or not, as a basic rule of thumb, depends on the following: 1) the dimension of the basic fractal geometrical shape and 2) the maximum separation distance allowed between two adjacent holes (or sides) as stipulated by the process rules. If the latter is larger than the former, then etching holes are not required (in PolyMUMPS, for example, etching holes must not be more than 30 μm apart). If etching holes are not required, then optimizing their number, side length, and perforation configuration becomes not also required [9] , [10] .
D. Ability to Create Capacitance Within a Single Layer
This benefit is more important for MEMS than for CMOS designers because CMOS processes possess many metal layers which are always furthest from the substrate. MEMS processes, however, often have a single metal layer which is usually the topmost layer in the process (above all other polysilicon layers). From an RF point of view, polysilicon is lossy, which will result in a degraded quality factor (Q). With fractal capacitor design, the capacitor can be created in the single available metal layer for enhanced Q. Furthermore, because the metal layer is usually the topmost layer (i.e., furthest from the substrate), both the signal and ground terminals are on the same plane, and there is no longer a need to use the lower layers that are closer to the substrate. Hence, the parasitic capacitance is reduced significantly. In turn, the self-resonant frequency (SRF) and Q increase. Table I summarizes the benefits mentioned and compares them in light of the CMOS process. The purpose of Table I is not to undermine CMOS fractal capacitors; rather, its purpose is to highlight the benefits that are readily available in the MEMS process if a fractal capacitor is used.
III. EXPERIMENTAL RESULTS AND DISCUSSION
For comparison, the third-, fourth-, and fifth-iteration capacitors were fabricated in PolyMUMPS, as shown in Fig. 2 . A single layer that comprises metal and poly2 was used to create the capacitor. Hence, the capacitor was 2 μm thick and 3.35 μm above the substrate; d min was 2 μm throughout the structures. Fig. 4 shows the capacitance (C) and Q measurement results acquired from 1 to 10 GHz using an Agilent 8363C network analyzer and a Cascade ground-signal-ground coplanar probe. It is evident how Q is considerably high throughout this frequency range for all three versions. Fig. 5 . In Fig. 5(a) , the fifth-order capacitor is measured from 1 to 10 GHz, and it is shown that Q is 28 at 5 GHz. In Fig. 5(b) , however, it is clearly evident that the SRF for the third-order capacitor is beyond 20 GHz and that Q is larger than 4 at 15 GHz, which is adequate for some integrated circuit applications [11] .
The SRFs for the fourth-and fifth-order capacitors were 19.795 and 15.59 GHz, respectively, compared to an SRF of 5.5 GHz and a Q of 8 for the PPC of the same size. To the best of our knowledge, these are the highest SRFs reported for capacitors in PolyMUMPS and are particularly noteworthy given that no fabrication intervention or postprocessing was performed. The highest reported SRF in PolyMUMPS previously was 11 GHz, and Q was not reported at this frequency [12] (see Table II ).
Finally, we note that the benefits acquired herein were attained at the expense of a lower capacitance value compared to the fabricated PPC, which measured 5 pF. Hence, we conclude that the capacitance densities are 2.8 × 10 −5 and 3.5 × 10 −6 F/m 2 for the PPC and the fifth-order capacitor, respectively. Note, however, that most of the 5 pF measured in the PPC is a parasitic capacitance coming from the large bottom plate that is separated from the substrate by a 0.6-μm-think nitride layer. As such, care should be exercised when comparing both types of capacitors to ensure a fair comparison. Finally, if the presented fractal capacitors were created in two or more layers, then this low-C problem would be resolved.
IV. CONCLUSION
A MEMS fractal capacitor has been tested at frequencies as high as 20 GHz, which are the highest reported to date in PolyMUMPS. The high frequencies and high quality factors were achieved because the capacitors were suspended 3.35 μm above the substrate, which reduced parasitics. The aforementioned desirable characteristics were attained at the expense of a reduced capacitance value.
